Hardware accelerator for high accuracy sign language recognition with residual network based on FPGAs. - Dong Yang; Jianwu Li; Guocun Hao; Qirui Chen; Xi Wei; Zirui Dai; Zixian Hou; Lei Zhang; Xiaoran Li (IEICE Electron. Express, 2024)