Synthesizable SystemVerilog Assertions as a Methodology for SoC. - Ivan Kastelan; Zoran Krajacevic (ECBS-EERC, 2009)