Proposed low power, high speed adder-based 65-nm Square root circuit. - Chinnaiyan Senthilpari; Zuraida Irina Mohamad; S. Kavitha (Microelectron. J., 2011)