Abolfazl Roshanpanah
Orcid: 0000-0002-2335-8051
According to our database1,
Abolfazl Roshanpanah
authored at least 2 papers
between 2024 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
Design and Implementation of a 16-bit Multi-mode 4-Channel Time-Interleaved Delta-Sigma Modulator with SNDR > 106 dB and DCE Compensation Based on FPGA.
Circuits Syst. Signal Process., April, 2025
2024
A Novel Design of 16-bit Multi-Mode 4-Channel Time-Interleaved Delta-Sigma Digital-to-Analog Converter.
J. Circuits Syst. Comput., September, 2024