Shreelakshmi M. P.
Orcid: 0000-0002-4813-0475Affiliations:
- Indian Institute of Technology Bombay, Mumbai, India
  According to our database1,
  Shreelakshmi M. P.
  authored at least 3 papers
  between 2019 and 2025.
  
  
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
- 
    on orcid.org
On csauthors.net:
Bibliography
  2025
Design, Development, and Loss Model Analysis of a Coupled Inductor-Based High Voltage Gain DC-DC Converter.
    
  
    IEEE Trans. Ind. Electron., June, 2025
    
  
  2024
A Novel Modularization Method for Voltage Equalization of Ultracapacitor Bank Using Coupled Inductor.
    
  
    IEEE Trans. Ind. Electron., April, 2024
    
  
  2019
Design and Development of a Novel High Voltage Gain, High-Efficiency Bidirectional DC-DC Converter for Storage Interface.
    
  
    IEEE Trans. Ind. Electron., 2019