Y. R. Liu
According to our database1,
Y. R. Liu
authored at least 2 papers
between 2024 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
Resistive-Gate RAM: An 1TnR Architecture Feasible for Scaling Beyond 16nm CMOS Generation.
Proceedings of the IEEE International Reliability Physics Symposium, 2025
2024
An Ultra-Low Voltage Auger-Recombination Enhanced Hot Hole Injection Scheme in Implementing a 3 Bits per Cell e-DRAM CIM Macro for Inference Accelerator.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024