Yue Chao

Orcid: 0000-0003-3009-1073

According to our database1, Yue Chao authored at least 14 papers between 2013 and 2025.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
Feature splitting parallel algorithm for Dantzig selectors.
Stat. Comput., October, 2025

Robust Distributed Estimation for Modal Regression under Least Squares Approximation.
ACM Trans. Knowl. Discov. Data, 2025

2024
RT-less: a multi-scene RGB dataset for 6D pose estimation of reflective texture-less objects.
Vis. Comput., August, 2024

2023
Distributed quantile regression in decentralized optimization.
Inf. Sci., 2023

Distributed Linear Regression with Compositional Covariates.
CoRR, 2023

2021
A 59-to-276-GHz CMOS Signal Generator Using Varactor-Less VCO and Dual-Mode ILFD.
IEEE J. Solid State Circuits, 2021

A 1.92GHz-3.84GHz 0.74ps-1.09ps-Jitter Inductor-less Injection-Locked Frequency Synthesizer with Automatic Frequency Selection and Timing Alignment.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021

2017
A 0.9-5.8-GHz Software-Defined Receiver RF Front-End With Transformer-Based Current-Gain Boosting and Harmonic Rejection Calibration.
IEEE Trans. Very Large Scale Integr. Syst., 2017

A Spur-and-Phase-Noise-Filtering Technique for Inductor-Less Fractional-N Injection-Locked PLLs.
IEEE J. Solid State Circuits, 2017

2016
Analysis and Design of Wide-Band Millimeter-Wave Transformer-Based VCO and ILFDs.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016

An inductor-less fractional-N injection-locked PLL with a spur-and-phase-noise filtering technique.
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016

20.3 An 86-to-94.3GHz transmitter with 15.3dBm output power and 9.6% efficiency in 65nm CMOS.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016

2013
Analysis and Design of a 2.9-mW 53.4-79.4-GHz Frequency-Tracking Injection-Locked Frequency Divider in 65-nm CMOS.
IEEE J. Solid State Circuits, 2013

Transformer-based dual-band VCO and ILFD for wide-band mm-Wave LO generation.
Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013


  Loading...