Bin Zhang

Orcid: 0000-0002-4936-0061

Affiliations:
  • Xi'an Jiaotong University, School of Software Engineering, China


According to our database1, Bin Zhang authored at least 24 papers between 2009 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
A scheduling algorithm based on critical factors for heterogeneous multicore processors.
Concurr. Comput. Pract. Exp., 2024

2023
Multi-View Discrete Clustering: A Concise Model.
IEEE Trans. Pattern Anal. Mach. Intell., December, 2023

Multi-view semi-supervised learning with adaptive graph fusion.
Neurocomputing, November, 2023

Local Linear Embedding with Adaptive Neighbors.
Pattern Recognit., April, 2023

Adaptive Kernel Graph Nonnegative Matrix Factorization.
Inf., April, 2023

2022
Fast Multi-View Semi-Supervised Learning With Learned Graph.
IEEE Trans. Knowl. Data Eng., 2022

Multi-view unsupervised dimensionality reduction with probabilistic neighbors.
Neurocomputing, 2022

A scheduling algorithm based on reinforcement learning for heterogeneous environments.
Appl. Soft Comput., 2022

2021
Flexible Multi-View Unsupervised Graph Embedding.
IEEE Trans. Image Process., 2021

An Energy-Efficient Accelerator for Rain Removal Based on Convolutional Neural Network.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

Flexible multi-view semi-supervised learning with unified graph.
Neural Networks, 2021

Fast Multi-view Discrete Clustering with Anchor Graphs.
Proceedings of the Thirty-Fifth AAAI Conference on Artificial Intelligence, 2021

2019
Hardware Implementation for Haze Removal With Adaptive Filtering.
IEEE Access, 2019

Object Dimension Measurement Based on Mask R-CNN.
Proceedings of the Intelligent Robotics and Applications - 12th International Conference, 2019

2018
Hierarchical and Parallel Pipelined Heterogeneous SoC for Embedded Vision Processing.
IEEE Trans. Circuits Syst. Video Technol., 2018

Hardware Implementation of Reconfigurable Separable Convolution.
Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI, 2018

2017
Elementary Function Computing Method for Floating-Point Unit.
J. Signal Process. Syst., 2017

Hardware Implementation for Real-Time Haze Removal.
IEEE Trans. Very Large Scale Integr. Syst., 2017

2016
Hardware Implementation of Reconfigurable 1D Convolution.
J. Signal Process. Syst., 2016

The Measurement of Human Height Based on Coordinate Transformation.
Proceedings of the Intelligent Computing Methodologies - 12th International Conference, 2016

2015
Coarse-grained Dynamically Reconfigurable Processor for Vision Pre-Processing.
J. Signal Process. Syst., 2015

Matrix computing coprocessor for an embedded system.
Microprocess. Microsystems, 2015

2013
Reconfigurable Processor for Binary Image Processing.
IEEE Trans. Circuits Syst. Video Technol., 2013

2009
A hierarchical and parallel SoC architecture for vision procesor.
IEICE Electron. Express, 2009


  Loading...