Dekui Wang

Orcid: 0000-0003-4783-446X

According to our database1, Dekui Wang authored at least 16 papers between 2018 and 2026.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

On csauthors.net:

Bibliography

2026
Toward Safe Driving: Efficient Detection of Small Blurred Signs in Real-World Scenarios.
IEEE Trans. Intell. Transp. Syst., May, 2026

A Conflict-aware Evidential Framework for Reliable Sleep Stage Classification.
CoRR, May, 2026

2025
Exploring multi-scale and cross-type features in 3D point cloud learning with CCMNET.
Expert Syst. Appl., 2025

2024
Learning-guided cross-sampling for large-scale evolutionary multi-objective optimization.
Swarm Evol. Comput., 2024

2023
A Fast FPGA Connection Router Using Prerouting-Based Parallel Local Routing Algorithm.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., November, 2023

Multi Point-Voxel Convolution (MPVConv) for deep learning on point clouds.
Comput. Graph., May, 2023

FCRoute: A Fast FPGA Connection Router Using Soft Routing-Space Pruning Algorithm.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., March, 2023

GTNet: Graph Transformer Network for 3D Point Cloud Classification and Semantic Segmentation.
CoRR, 2023

VTPNet for 3D deep learning on point cloud.
CoRR, 2023

Speech Emotion Recognition Via Two-Stream Pooling Attention With Discriminative Channel Weighting.
Proceedings of the IEEE International Conference on Acoustics, 2023

Speech Emotion Recognition via Heterogeneous Feature Learning.
Proceedings of the IEEE International Conference on Acoustics, 2023

2022
Speech Emotion Recognition via Multi-Level Attention Network.
IEEE Signal Process. Lett., 2022

2021
Multi Point-Voxel Convolution (MPVConv) for Deep Learning on Point Clouds.
CoRR, 2021

Multi Voxel-Point Neurons Convolution (MVPConv) for Fast and Accurate 3D Deep Learning.
CoRR, 2021

2020
ParRA: A Shared Memory Parallel FPGA Router Using Hybrid Partitioning Approach.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

2018
A Runtime Optimization Approach for FPGA Routing.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018


  Loading...