Dhasarathan Vigneswaran

Orcid: 0000-0003-3375-4821

According to our database1, Dhasarathan Vigneswaran authored at least 13 papers between 2018 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Performance Investigation of 1.6 Tbps Hybrid WDM-PDM-OFDM-based Free Space Optics Transmission Link.
Wirel. Pers. Commun., 2021

Increasing fault tolerance ability and network lifetime with clustered pollination in wireless sensor networks.
J. Ambient Intell. Humaniz. Comput., 2021

2020
Performance analysis of 160 Gbit/s single-channel PDM-QPSK based inter-satellite optical wireless communication (IsOWC) system.
Wirel. Networks, 2020

A trust computed framework for IoT devices and fog computing environment.
Wirel. Networks, 2020

A hybrid approach for the optimization of quality of service metrics of WSN.
Wirel. Networks, 2020

Development of high-speed FSO transmission link for the implementation of 5G and Internet of Things.
Wirel. Networks, 2020

A novel energy-efficient framework (NEEF) for the wireless body sensor network.
J. Supercomput., 2020

A Novel Approach Based on Modified Cycle Generative Adversarial Networks for Image Steganography.
Scalable Comput. Pract. Exp., 2020

Design of 3.84 Tbps hybrid WDM-PDM based inter-satellite optical wireless communication (IsOWC) system using spectral efficient orthogonal modulation scheme.
J. Ambient Intell. Humaniz. Comput., 2020

A high-speed radio-over-free-space optics link using wavelength division multiplexing-mode division multiplexing-multibeam technique.
Comput. Electr. Eng., 2020

2019
Upgrading superior operation performance efficiency of submarine transceiver optical communication systems toward multi tera bit per second.
Comput. Commun., 2019

2018
Performance Analysis in Digital Circuits for Process Corner Variations, Slew-Rate and Load Capacitance.
Wirel. Pers. Commun., 2018

Self Clock-Gating Scheme for Low Power Basic Logic Element Architecture.
Wirel. Pers. Commun., 2018


  Loading...