Georg Maringer

Orcid: 0000-0002-2868-5131

According to our database1, Georg Maringer authored at least 15 papers between 2018 and 2025.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
Information Theoretic Analysis of PUF-Based Tamper Protection.
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2025

2024
Reducing Ciphertext and Key Sizes for MLWE-Based Cryptosystems.
Proceedings of the IEEE Information Theory Workshop, 2024

2023
Information- and Coding-Theoretic Analysis of the RLWE/MLWE Channel.
IEEE Trans. Inf. Forensics Secur., 2023

FuLeeca: A Lee-Based Signature Scheme.
Proceedings of the Code-Based Cryptography - 11th International Workshop, 2023

2022
Signature Codes for a Noisy Adder Multiple Access Channel.
Proceedings of the IEEE Information Theory Workshop, 2022

2021
Analysis of Communication Channels Related to Physical Unclonable Functions.
CoRR, 2021

2020
Higher Rates and Information-Theoretic Analysis for the RLWE Channel.
Proceedings of the IEEE Information Theory Workshop, 2020

Feedback Insertion-Deletion Codes.
Proceedings of the IEEE Information Theory Workshop, 2020

Bounds for the capacity error function for unidirectional channels with noiseless feedback.
Proceedings of the IEEE International Symposium on Information Theory, 2020

The Influence of LWE/RLWE Parameters on the Stochastic Dependence of Decryption Failures.
Proceedings of the Information and Communications Security - 22nd International Conference, 2020

Coding with Noiseless Feedback over the Z-Channel.
Proceedings of the Computing and Combinatorics - 26th International Conference, 2020

On Software Implementation of Gabidulin Decoders.
Proceedings of the Algebraic and Combinatorial Coding Theory, 2020

How to apply the rubber method for channels with feedback.
Proceedings of the Algebraic and Combinatorial Coding Theory, 2020

2018
Efficient Hardware/Software Co-design for NTRU.
Proceedings of the VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms, 2018

Secure and Compact Full NTRU Hardware Implementation.
Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration, 2018


  Loading...