Guillermo Díez-Señorans

Orcid: 0000-0001-9131-0861

According to our database1, Guillermo Díez-Señorans authored at least 12 papers between 2019 and 2023.

Collaborative distances:
  • Dijkstra number2 of six.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Oscillator Selection Strategies to Optimize a Physically Unclonable Function for IoT Systems Security.
Sensors, 2023

Multiprogram tools for FPGA boards with single identifier on Windows.
Proceedings of the 19th International Conference on Synthesis, 2023

Design Strategies to Select the Best Locations in a Ring Oscillator PUF.
Proceedings of the 19th International Conference on Synthesis, 2023

2022
Design and characterisation of a Physically Unclonable Function on FPGA using second-order compensated measurement.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022

An analysis of the behaviour of a PUF based on ring oscillators depending on their locations.
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022

Programmable delay lines on different LUT implementations for CRO-PUF.
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022

2021
Digitization Algorithms in Ring Oscillator Physically Unclonable Functions as a Main Factor Achieving Hardware Security.
IEEE Access, 2021

FPGA Implementation of a New PUF Based on Galois Ring Oscillators.
Proceedings of the 12th IEEE Latin America Symposium on Circuits and System, 2021

2020
Proposal and Analysis of a Novel Class of PUFs Based on Galois Ring Oscillators.
IEEE Access, 2020

Introduction to Physically Unclonable Fuctions: Properties and Applications.
Proceedings of the European Conference on Circuit Theory and Design, 2020

A New Approach to Analysis the Security of Compensated Measuring PUFs.
Proceedings of the European Conference on Circuit Theory and Design, 2020

2019
A New Lightweight CSPRNG Implemented in a 0.18μm CMOS Technology.
Proceedings of the 15th Conference on Ph.D. Research in Microelectronics and Electronics, 2019


  Loading...