Helber E. P. de Souza

Orcid: 0000-0002-2431-2565

According to our database1, Helber E. P. de Souza authored at least 18 papers between 2009 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
Unified Approach to Evaluation of Real and Complex Repetitive Controllers.
IEEE Access, 2021

2020
Fast Phase Angle Jump Estimation to Improve the Convergence Time of the GDSC-PLL.
IEEE Trans. Ind. Electron., 2020

2019
A Complex Repetitive Controller Based on the Generalized Delayed Signal Cancelation Method.
IEEE Trans. Ind. Electron., 2019

A Comparison Between Real and Complex Harmonic Selective Repetitive Control Schemes with Improved Stability Characteristics.
Proceedings of the IECON 2019, 2019

A Phase Angle Jump Estimator to Improve the Convergence Time of Synchronization Schemes.
Proceedings of the IECON 2019, 2019

2018
A nk pm m-Order Harmonic Repetitive Control Scheme with Improved Stability Characteristics.
Proceedings of the 27th IEEE International Symposium on Industrial Electronics, 2018

Design of Repetitive Controllers Through Sensitivity Function.
Proceedings of the 27th IEEE International Symposium on Industrial Electronics, 2018

Structures of Repetitive Controllers Based on GDSC with Feedforward Action.
Proceedings of the 27th IEEE International Symposium on Industrial Electronics, 2018

A Fast Distance Relay Based on Variable-Structure GDSC.
Proceedings of the 27th IEEE International Symposium on Industrial Electronics, 2018

2015
Variable-Structure Generalized Delayed Signal Cancellation PLL to Improve Convergence Time.
IEEE Trans. Ind. Electron., 2015

Frequency adaptivity improvement in GDSC-PLL.
Proceedings of the 24th IEEE International Symposium on Industrial Electronics, 2015

2014
The SVFT-Based Control.
IEEE Trans. Ind. Electron., 2014

2013
FPGA Implementation of the Generalized Delayed Signal Cancelation - Phase Locked Loop Method for Detecting Harmonic Sequence Components in Three-Phase Signals.
IEEE Trans. Ind. Electron., 2013

2012
Digital Filters for Fast Harmonic Sequence Component Separation of Unbalanced and Distorted Three-Phase Signals.
IEEE Trans. Ind. Electron., 2012

FPGA design methodology for DSP industrial applications - A case study of a three-phase positive-sequence detector.
Proceedings of the 25th Symposium on Integrated Circuits and Systems Design, 2012

2010
A Space-Vector Discrete Fourier Transform for Unbalanced and Distorted Three-Phase Signals.
IEEE Trans. Ind. Electron., 2010

2009
A Method for Extracting the Fundamental-Frequency Positive-Sequence Voltage Vector Based on Simple Mathematical Transformations.
IEEE Trans. Ind. Electron., 2009

A Modulation Technique to Reduce Switching Losses in Matrix Converters.
IEEE Trans. Ind. Electron., 2009


  Loading...