Hideo Nakano

According to our database1, Hideo Nakano authored at least 18 papers between 1989 and 2019.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
A Multiplication by a Neural Network (NN) with Power Activations and a Polynomial Enclosure for a NN with PReLUs.
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019

2018
Motor speed control signals for multirotor flights in the presence of complete propeller motor failures.
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018

Modeling and Flight Control Simulation of Multirotors.
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018

2016
Modeling and simulation of motion of a quadcopter in a light wind.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016

A bivariate fractal interpolation surface with an individual vertical scaling factor.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

2014
On a piecewise linear enclosure method of continuous functions of many variables.
Proceedings of the 2014 IEEE Asia Pacific Conference on Circuits and Systems, 2014

2009
Intelligent QA Systems Using Semantic Expressions.
Proceedings of the Knowledge-Based and Intelligent Information and Engineering Systems, 2009

Brayton - Moser's equations of transmission line circuits and their complete stability.
Proceedings of the 19th European Conference on Circuit Theory and Design, 2009

2005
Rigorous Verification of Poincaré Map Generated by a Continuous Piece-Wise Linear Vector Field and Its Application.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005

Canards in a slow-fast continuous piecewise linear vector field.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2002
An Evaluation of Low Cost Hardware-assisted Internal Clock Synchronization in PC Cluster Environment.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2002

Low-Cost Hybrid Internal Clock Synchronization Mechanism for COTS PC Cluster (Research Note).
Proceedings of the Euro-Par 2002, 2002

1998
A Broadcasting Algorithm with Time and Message Optimum on Arrangement Graphs.
J. Graph Algorithms Appl., 1998

1997
An Adaptive Distributed Fault-Tolerant Routing Algorithm for the Star Graph.
Proceedings of the Algorithms and Computation, 8th International Symposium, 1997

An Efficient Adaptive Routing Algorithm for the Faulty Star Graph.
Proceedings of the 1997 International Conference on Parallel and Distributed Systems (ICPADS '97), 1997

1995
A New Approach for Routing in Arrangement Graphs and its Performance Evaluation.
Proceedings of the LATIN '95: Theoretical Informatics, 1995

1990
An Algorithm Using Modular Arithmetic for the Subset Sum Problem.
Syst. Comput. Jpn., 1990

1989
Trial-and-error method for automated test data generation and its evaluation.
Syst. Comput. Jpn., 1989


  Loading...