Hirak Patangia

According to our database1, Hirak Patangia authored at least 16 papers between 2005 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
An analytical method of switching waveform design for selective harmonic elimination.
Math. Comput. Simul., 2021

2020
Evaluation and Demonstration of Blockchain Applicability Framework.
IEEE Trans. Engineering Management, 2020

Cybersecurity Vulnerability Mitigation Framework Through Empirical Paradigm (CyFEr): Prioritized Gap Analysis.
IEEE Syst. J., 2020

Cybersecurity vulnerability mitigation framework through empirical paradigm: Enhanced prioritized gap analysis.
Future Gener. Comput. Syst., 2020

2019
Application of Rank-Weight Methods to Blockchain Cybersecurity Vulnerability Assessment Framework.
Proceedings of the IEEE 9th Annual Computing and Communication Workshop and Conference, 2019

2018
A Unified Analytical Solution for Bipolar, Unipolar, and Multistep SHE Converters.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
A closed-form approach for contiguous and non-contiguous harmonic elimination with application to a three-level switching waveform.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017

2014
Design equations for selective harmonic elimination and microcontroller implementation.
Proceedings of the IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society, Dallas, TX, USA, October 29, 2014

2013
A summary on modified carrier based real-time Selective Harmonic Eliminationt technique.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

2012
A novel strategy for Selective Harmonic Elimination based on a sine-sine PWM model.
Proceedings of the 55th IEEE International Midwest Symposium on Circuits and Systems, 2012

Real time harmonic elimination using a modified carrier.
Proceedings of the 22nd International Conference on Electrical Communications and Computers, 2012

2011
A Harmonically Superior Switching Modulator with Wide Baseband and Real-Time Tunability.
Proceedings of the International Symposium on Electronic System Design, 2011

2010
A simplified PV model for low power MPPT controller design.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

2008
Sectionalized PWM (S-PWM): A new multilevel modulation strategy.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

2006
A Harmonic Reduction Scheme in SPWM.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006

2005
A multi-level inverter for driving a high voltage display.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005


  Loading...