Hyeonho Park
Orcid: 0009-0002-6869-6828
According to our database1,
Hyeonho Park
authored at least 3 papers
between 2024 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
A 2 A Dual Loop LDO With Dynamic Negative Feedback Loop and G<sub>m</sub> Boosting Error Amplifier for Off-Chip and Cap-Less Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., May, 2025
A 12-V Input 0.3 V-to-0.6 V Output Imbalanced Inductor-Currents Converter That Achieves a Peak Efficiency of 90.7%.
IEEE Trans. Circuits Syst. II Express Briefs, January, 2025
2024
8.7 A 92.7% Peak Efficiency 12V-to-60V Input to 1.2V Output Hybrid DC-DC Converter Based on a Series-Parallel-Connected Switched Capacitor.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024