Jaydeep Marathe

According to our database1, Jaydeep Marathe authored at least 13 papers between 2003 and 2013.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
Separate Compilation in a Language-Integrated Heterogeneous Environment.
Proceedings of the Languages and Compilers for Parallel Computing, 2013

2012
CUDA: Compiling and optimizing for a GPU platform.
Proceedings of the International Conference on Computational Science, 2012

2010
Feedback-directed page placement for ccNUMA via hardware-generated memory traces.
J. Parallel Distributed Comput., 2010

Efficient compilation of fine-grained SPMD-threaded programs for multicore CPUs.
Proceedings of the CGO 2010, 2010

2008
PFetch: software prefetching exploiting temporal predictability of memory access streams.
Proceedings of the 9th workshop on MEmory performance, 2008

2007
Source-Code-Correlated Cache Coherence Characterization of OpenMP Benchmarks.
IEEE Trans. Parallel Distributed Syst., 2007

METRIC: Memory tracing via dynamic binary rewriting to identify cache inefficiencies.
ACM Trans. Program. Lang. Syst., 2007

2006
Analysis of cache-coherence bottlenecks with hybrid hardware/software techniques.
ACM Trans. Archit. Code Optim., 2006

Poster reception - Scalable compression and replay of communication traces in massively parallel environments.
Proceedings of the ACM/IEEE SC2006 Conference on High Performance Networking and Computing, 2006

Hardware profile-guided automatic page placement for ccNUMA systems.
Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2006

2005
A hybrid hardware/software approach to efficiently determine cache coherence Bottlenecks.
Proceedings of the 19th Annual International Conference on Supercomputing, 2005

2004
Detailed cache coherence characterization for OpenMP benchmarks.
Proceedings of the 18th Annual International Conference on Supercomputing, 2004

2003
METRIC: Tracking Down Inefficiencies in the Memory Hierarchy via Binary Rewriting.
Proceedings of the 1st IEEE / ACM International Symposium on Code Generation and Optimization (CGO 2003), 2003


  Loading...