Jovan Djordjevic

According to our database1, Jovan Djordjevic authored at least 18 papers between 1985 and 2013.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
SDLDS - System for Digital Logic Design and Simulation.
IEEE Trans. Educ., 2013

Evaluation and analysis of an on-line error detection monitoring technique.
Comput. Electr. Eng., 2013

2012
A Module for Automatic Assessment and Verification of Students' Work in Digital Logic Design.
Proceedings of the IEEE 19th International Conference and Workshops on Engineering of Computer-Based Systems, 2012

2011
The VSDS environment based laboratory in computer architecture and organisation.
Comput. Appl. Eng. Educ., 2011

2009
A Survey and Evaluation of Simulators Suitable for Teaching Courses in Computer Architecture and Organization.
IEEE Trans. Educ., 2009

A Simulation Environment for the On-Line Monitoring of a Fault Tolerant Flight Control Computer.
Proceedings of the First IEEE Eastern European Conference on the Engineering of Computer Based Systems, 2009

2008
CAL<sup>2</sup>: Computer aided learning in computer architecture laboratory.
Comput. Appl. Eng. Educ., 2008

2005
Flexible web-based educational system for teaching computer architecture and organization.
IEEE Trans. Educ., 2005

A Memory System for Education.
Comput. J., 2005

2002
CASTLE: computer architecture self-testing and learning system.
Proceedings of the 2002 workshop on Computer architecture education, 2002

2000
An Integrated Environment for Teaching Computer Architecture.
IEEE Micro, 2000

1999
A hardware implementation of the mechanism of multiprocessing.
Microprocess. Microsystems, 1999

The Interactive Development and Testing System for a RISC-Style Processor.
Comput. J., 1999

CALKAS: a computer architecture learning and knowledge assessment system.
Proceedings of the 1999 workshop on Computer architecture education, 1999

1998
An operating system accelerator.
J. Syst. Archit., 1998

A hierarchical memory system environment.
Proceedings of the 1998 workshop on Computer architecture education, 1998

An educational environment for teaching a course in computer architecture and organization.
Proceedings of the 1998 workshop on Computer architecture education, 1998

1985
A PMS Level Notation for the Description and Simulation of Digital Systems.
Comput. J., 1985


  Loading...