Juho Sung
Orcid: 0009-0007-5629-5978
According to our database1,
Juho Sung
authored at least 3 papers
between 2023 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
Study of 3-D Line Edge Roughness (LER) in Vertical Channel Array Transistor for DRAM.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., September, 2025
Device Design Guidelines to Boost Up AC Performance of CFET (Complementary Field-Effect-Transistor)-Based Inverter.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., August, 2025
2023
IEEE Access, 2023