Junchao Zhang

Affiliations:
  • Chinese Academy of Sciences (CAS), Advanced Micro-System Group National, Key Laboratory of Computer Architecture, Institute of Computing Technology, China


According to our database1, Junchao Zhang authored at least 19 papers between 2004 and 2011.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2011
High-efficient architecture of Godson-T many-core processor.
Proceedings of the 2011 IEEE Hot Chips 23 Symposium (HCS), 2011

2010
Efficient Address Mapping of Shared Cache for On-Chip Many-Core Architecture.
Proceedings of the Euro-Par 2010 - Parallel Processing, 16th International Euro-Par Conference, Ischia, Italy, August 31, 2010

2009
Godson-T: An Efficient Many-Core Architecture for Parallel Program Executions.
J. Comput. Sci. Technol., 2009

Study on Fine-Grained Synchronization in Many-Core Architecture.
Proceedings of the 10th ACIS International Conference on Software Engineering, 2009

Architectural support for cilk computations on many-core architectures.
Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2009

Data Management: The Spirit to Pursuit Peak Performance on Many-Core Processor.
Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications, 2009

Evaluation Method of Synchronization for Shared-Memory On-Chip Many-Core Processor.
Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications, 2009

A Synchronization-Based Alternative to Directory Protocol.
Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications, 2009

High Performance Matrix Multiplication on Many Cores.
Proceedings of the Euro-Par 2009 Parallel Processing, 2009

Characterizing and Understanding the Bandwidth Behavior of Workloads on Multi-core Processors.
Proceedings of the Euro-Par 2009 Parallel Processing, 2009

Software and Hardware Cooperate for 1-D FFT Algorithm Optimization on Multicore Processors.
Proceedings of the Ninth IEEE International Conference on Computer and Information Technology, 2009

Design of New Hash Mapping Functions.
Proceedings of the Ninth IEEE International Conference on Computer and Information Technology, 2009

2008
Experience on optimizing irregular computation for memory hierarchy in manycore architecture.
Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2008

A Performance Model of Dense Matrix Operations on Many-Core Architectures.
Proceedings of the Euro-Par 2008, 2008

2007
Design and Implementation of Floating Point Stack on General RISC Architecture.
Proceedings of the 15th Euromicro International Conference on Parallel, 2007

Circuit implementation of floating point range reduction for trigonometric functions.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

Optimized Register Renaming Scheme for Stack-Based x86 Operations.
Proceedings of the Architecture of Computing Systems, 2007

2005
A Register Allocation Framework for Banked Register Files with Access Constraints.
Proceedings of the Advances in Computer Systems Architecture, 10th Asia-Pacific Conference, 2005

2004
An Overview of the Open Research Compiler.
Proceedings of the Languages and Compilers for High Performance Computing, 2004


  Loading...