Kai-Siang Lan
Affiliations:- National Chi Nan University, Puli, Nantou, Taiwan
According to our database1,
Kai-Siang Lan
authored at least 12 papers
between 2017 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
IEEE Trans. Circuits Syst. II Express Briefs, June, 2023
Wideband Millimeter-Wave Power Divider and SPDT Switch Using Inverting Spiral-Coupled-Line.
IEEE Trans. Circuits Syst. II Express Briefs, April, 2023
2021
Realization of a Compact and High-Performance Power Divider Using Parallel RC Isolation Network.
IEEE Trans. Circuits Syst. II Express Briefs, 2021
2020
Design and Analysis of a Low-Power 60~113 GHz CMOS Down-Conversion Mixer with High Conversion Gain.
Proceedings of the 2020 IEEE Radio and Wireless Symposium, 2020
Design and Analysis of a 94 GHz CMOS Power Amplifier Using Miniature Current Combiner.
Proceedings of the 2020 IEEE Radio and Wireless Symposium, 2020
2019
W-Band CMOS Down-Conversion Mixer Using CMOS-Inverter -Based RF GM Stage for Gain and Linearity Enhancement.
Proceedings of the IEEE Radio and Wireless Symposium, 2019
W-Band Divide-by-3 Injection-Locked Frequency Divider Using Stacked Cross-Coupled Transistors in 90 nm CMOS.
Proceedings of the IEEE Radio and Wireless Symposium, 2019
Proceedings of the IEEE Radio and Wireless Symposium, 2019
2018
Proceedings of the 2018 IEEE Radio and Wireless Symposium, 2018
Proceedings of the 2018 IEEE Radio and Wireless Symposium, 2018
High gain and high PAE 68∼94 GHz CMOS power amplifier using miniature zero-degree four-way current combiner.
Proceedings of the 2018 IEEE Radio and Wireless Symposium, 2018
2017
A 90-96 GHz CMOS down-conversion mixer with high conversion gain and excellent LO-RF isolation.
Proceedings of the 2017 IEEE Radio and Wireless Symposium, 2017