Marius Pirvu

According to our database1, Marius Pirvu authored at least 14 papers between 1998 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Array Bytecode Support in MicroJIT.
Proceedings of the 15th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages, 2023

Performance Evaluation of Template-based JIT Compilation in OpenJ9.
Proceedings of the 33rd Annual International Conference on Computer Science and Software Engineering, 2023

2022
JITServer: Disaggregated Caching JIT Compiler for the JVM in the Cloud.
Proceedings of the 2022 USENIX Annual Technical Conference, 2022

2020
MicroJIT: a case for templated just-in-time compilation in constrained environments.
Proceedings of the CASCON '20: Proceedings of the 30th Annual International Conference on Computer Science and Software Engineering, Toronto, Ontario, Canada, November 10, 2020

2019
A roadmap for extending MicroJIT: a lightweight just-in-time compiler for decreasing startup time.
Proceedings of the 29th Annual International Conference on Computer Science and Software Engineering, 2019

2017
MicroJIT: a lightweight, just-in-time compiler to improve startup times.
Proceedings of the 27th Annual International Conference on Computer Science and Software Engineering, 2017

2013
Experiences in designing a robust and scalable interpreter profiling framework.
Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization, 2013

2011
Using machines to learn method-specific compilation strategies.
Proceedings of the CGO 2011, 2011

2010
Using Support Vector Machines to Learn How to Compile a Method.
Proceedings of the 22st International Symposium on Computer Architecture and High Performance Computing, 2010

2000
Exploring the Switch Design Space in a CC-NUMA Multiprocessor Environment.
Proceedings of the 14th International Parallel & Distributed Processing Symposium (IPDPS'00), 2000

Hardware spatial forwarding for widely shared data.
Proceedings of the 14th international conference on Supercomputing, 2000

Hierarchical Simulation of a Multiprocessor Architecture.
Proceedings of the IEEE International Conference On Computer Design: VLSI In Computers & Processors, 2000

1999
The Impact of Link Arbitration on Switch Performance.
Proceedings of the Fifth International Symposium on High-Performance Computer Architecture, 1999

1998
Circular buffered switch design with wormhole routing and virtual channels.
Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, 1998


  Loading...