P. Kalpana

Orcid: 0000-0002-0206-1144

According to our database1, P. Kalpana authored at least 16 papers between 2005 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
An intelligent AODV routing with energy efficient weight based clustering algorithm (EEWCA) in wireless Ad hoc network (WANET).
Wirel. Networks, 2023

Modeling Patient Perceptions About Generic Drug Quality and Trust With Doctors: An Empirical Analysis for Creating Sustainable Healthcare.
IEEE Trans. Engineering Management, 2023

2022
Supply chain risk identification: a real-time data-mining approach.
Ind. Manag. Data Syst., 2022

Future of artificial intelligence and its influence on supply chain risk management - A systematic review.
Comput. Ind. Eng., 2022

2021
ECG Noise Removal Using Modified Distributed Arithmetic Based Finite Impulse Response Filter.
J. Medical Imaging Health Informatics, 2021

Developing a blockchain framework for the automotive supply chain: A systematic review.
Comput. Ind. Eng., 2021

2020
Comparative Analysis of Parameter Extractor for Low-Power Precomputation Based Content Addressable Memory.
Wirel. Pers. Commun., 2020

Medical data transmission using the product of TLDPC and BCH error control coding systems with two interleavers.
Int. J. Commun. Syst., 2020

2019
Integrated Framework for Farmer Centric Agriculture Applications Using IoT Architectures.
Proceedings of the 2019 IEEE International Conference on Advanced Networks and Telecommunications Systems, 2019

2018
Novel Reversible Design of Advanced Encryption Standard Cryptographic Algorithm for Wireless Sensor Networks.
Wirel. Pers. Commun., 2018

2015
Performance Analysis of Reversible Finite Field Arithmetic Architectures Over GF(p) and GF(2<sup>m</sup>) in Elliptic Curve Cryptography.
J. Circuits Syst. Comput., 2015

2014
Energy Efficient Reversible Building Blocks Resistant to Power Analysis Attacks.
J. Circuits Syst. Comput., 2014

Power analysis attack using neural networks with wavelet transform as pre-processor.
Proceedings of the 18th International Symposium on VLSI Design and Test, 2014

2012
Design and Implementation of Efficient Vedic Multiplier Using Reversible Logic.
Proceedings of the Progress in VLSI Design and Test - 16th International Symposium, 2012

2008
Wavelet based fault detection in analog VLSI circuits using neural networks.
Appl. Soft Comput., 2008

2005
A Novel Specification Based Test Pattern Generation Using Genetic Algorithm and Wavelets.
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005


  Loading...