Piero Maestrini

Orcid: 0000-0002-6929-1235

Affiliations:
  • University of Pisa, Italy


According to our database1, Piero Maestrini authored at least 33 papers between 1971 and 2012.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2012
Robust Distributed Storage of Residue Encoded Data.
IEEE Trans. Inf. Theory, 2012

2008
Virtual structure effects in two hybrid routing protocols for ad hoc networks.
Proceedings of the Third International Symposium on Wireless Pervasive Computing, 2008

2007
Worst-Case Diagnosis Completeness in Regular Graphs under the PMC Model.
IEEE Trans. Computers, 2007

Routing in Mobile Ad-hoc Networks: the Virtual Distance Vector Protocol.
Proceedings of the IEEE 4th International Conference on Mobile Adhoc and Sensor Systems, 2007

2006
Reliable Routing in Wireless Ad Hoc Networks: The Virtual Routing Protocol.
J. Netw. Syst. Manag., 2006

2005
Fault recovery mechanism in single-hop sensor networks.
Comput. Commun., 2005

Computation, Memory and Bandwidth Efficient Distillation Codes to Mitigate DoS in Multicast.
Proceedings of the First International Conference on Security and Privacy for Emerging Areas in Communications Networks, 2005

2004
Diagnosis of Symmetric Graphs Under the BGM Model.
Comput. J., 2004

Dependable and Secure Data Storage in Wireless Ad Hoc Networks: An Assessment of DS 2.
Proceedings of the Wireless On-Demand Network Systems, First IFIP TC6 Working Conference, 2004

2003
Fault-diagnosis of grid structures.
Theor. Comput. Sci., 2003

A New Diagnosis Algorithm for Regular Interconnected Structures.
Proceedings of the Dependable Computing, First Latin-American Symposium, 2003

Dependable and Secure Data Storage and Retrieval in Mobile, Wireless Networks.
Proceedings of the 2003 International Conference on Dependable Systems and Networks (DSN 2003), 2003

2002
Evaluation of a Diagnosis Algorithm for Regular Structures.
IEEE Trans. Computers, 2002

Diagnosability of regular systems.
J. Algorithms, 2002

2001
Correct and Almost Complete Diagnosis of Processor Grids.
IEEE Trans. Computers, 2001

2000
Reliable Diagnosis of Grid-Connected Systems.
Proceedings of the 1st Latin American Test Workshop, 2000

Diagnosis of Regular Structures.
Proceedings of the 2000 International Conference on Dependable Systems and Networks (DSN 2000) (formerly FTCS-30 and DCCA-8), 2000

1999
Self-Validating Diagnosis of Hypercube Systems.
Proceedings of the 1999 Pacific Rim International Symposium on Dependable Computing (PRDC 1999), 1999

Diagnostic Model and Diagnosis Algorithm of a SIMD Computer.
Proceedings of the Dependable Computing, 1999

1995
Self Diagnosis of Processor Arrays Using a Comparison Model.
Proceedings of the 14th Symposium on Reliable Distributed Systems, 1995

1994
Diagnosos of Processor Arrays.
Proceedings of the Digest of Papers: FTCS/24, 1994

1983
A VLSI Tree Machine for Relational Data Bases
Proceedings of the 10th Annual Symposium on Computer Architecture, 1983, 1983

VLSI Mesh of Trees for Data Base Processing.
Proceedings of the CAAP'83, 1983

1980
Error Codes Constructed in Residue Number Systems with Non-Pairwise-Prime Moduli
Inf. Control., July, 1980

1978
A Class of Multiple-Error-Correcting Arithmetic Residue Codes
Inf. Control., January, 1978

Improved decoding algorithms for arithmetic residue codes (Corresp.).
IEEE Trans. Inf. Theory, 1978

Arithmetic Codes in Residue Number Systems with Magnitude Index.
IEEE Trans. Computers, 1978

1976
A Theory of Diagnosability of Digital Systems.
IEEE Trans. Computers, 1976

1974
Error Detection and Correction by Product Codes in Residue Number Systems.
IEEE Trans. Computers, 1974

An approach to optimal partitioning of hypergraphs.
Proceedings of the 1974 ACM Annual Conference, 1974

1973
Error Correcting Properties of Redundant Residue Number Systems.
IEEE Trans. Computers, 1973

Automated module placement and wire routeing according to a structured biplanar scheme in printed boards.
Comput. Aided Des., 1973

1971
TOPI - A Special-Purpose Computer for Boolean Analysis and Synthesis.
IEEE Trans. Computers, 1971


  Loading...