Piljoo Choi

Orcid: 0000-0002-3354-8975

According to our database1, Piljoo Choi authored at least 12 papers between 2012 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Lightweight Polynomial Multiplication Accelerator for NTRU Using Shared SRAM.
IEEE Trans. Circuits Syst. II Express Briefs, December, 2023

Ensuring Privacy and Security of IoT Networks Utilizing Blockchain and Federated Learning.
Proceedings of the 10th International Conference on Future Internet of Things and Cloud, 2023

2022
Lightweight ECC Coprocessor With Resistance Against Power Analysis Attacks Over NIST Prime Fields.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

Architectural Supports for Block Ciphers in a RISC CPU Core by Instruction Overloading.
IEEE Trans. Computers, 2022

Block-HPCT: Blockchain Enabled Digital Health Passports and Contact Tracing of Infectious Diseases like COVID-19.
Sensors, 2022

Lightweight and Low-Latency AES Accelerator Using Shared SRAM.
IEEE Access, 2022

A Blockchain-Based approach in Healthcare Supply Chain using Smart Contracts and Decentralized Storage Systems.
Proceedings of the GoodIT 2022: ACM International Conference on Information Technology for Social Good, Limassol, Cyprus, September 7, 2022

Utilizing Blockchain and Distributed Storage to Enhance Security and Privacy in the IoT Ecosystem.
Proceedings of the IEEE Global Conference on Artificial Intelligence and Internet of Things, 2022

2021
ECC Coprocessor Over a NIST Prime Field Using Fast Partial Montgomery Reduction.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021

2019
Fast and Power-Analysis Resistant Ring Lizard Crypto-Processor Based on the Sparse Ternary Property.
IEEE Access, 2019

2018
Low-Complexity Elliptic Curve Cryptography Processor Based on Configurable Partial Modular Reduction Over NIST Prime Fields.
IEEE Trans. Circuits Syst. II Express Briefs, 2018

2012
Design of security enhanced TPM chip against invasive physical attacks.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012


  Loading...