Remy Eskinazi Sant'Anna

According to our database1, Remy Eskinazi Sant'Anna authored at least 9 papers between 2004 and 2013.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
A method for image processing and distance measuring based on laser distance triangulation.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

2007
Aquarius: a dynamically reconfigurable computing platform.
Proceedings of the 20th Annual Symposium on Integrated Circuits and Systems Design, 2007

2006
Heuristic for Two-Level Cache Hierarchy Exploration Considering Energy Consumption and Performance.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2006

2005
A Timed Petri Net Approach for Pre-Runtime Scheduling in Partial and Dynamic Reconfigurable Systems.
Proceedings of the 19th International Parallel and Distributed Processing Symposium (IPDPS 2005), 2005

An Energy-Aware Exploration Approach Based on Open Software Environment.
Proceedings of the From Specification to Embedded Systems Application [International Embedded Systems Symposium, 2005

A petri-net based Pre-runtime scheduler for dynamically self-reconfiguration of FPGAs (abstract only).
Proceedings of the ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, 2005

A partial reconfigurable FPGA implementation for industrial controllers using SFC-petri net description (abstract only).
Proceedings of the ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, 2005

2004
A partial reconfigurable architecture for controllers based on Petri nets.
Proceedings of the 17th Annual Symposium on Integrated Circuits and Systems Design, 2004

A left-edge algorithm approach for scheduling and allocation of hardware contexts in dynamically reconfigurable architectures.
Proceedings of the ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, 2004


  Loading...