Seyed-Sajad Ahmadpour

Orcid: 0000-0003-2462-8030

According to our database1, Seyed-Sajad Ahmadpour authored at least 18 papers between 2018 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
A nano-scale arithmetic and logic unit using a reversible logic and quantum-dots.
J. Supercomput., January, 2024

2023
An Energy-Aware Nanoscale Design of Reversible Atomic Silicon Based on Miller Algorithm.
IEEE Des. Test, October, 2023

An ultra-efficient design of fault-tolerant 3-input majority gate (FTMG) with an error probability model based on quantum-dots.
Comput. Electr. Eng., September, 2023

An Efficient Design of Multiplier for Using in Nano-Scale IoT Systems Using Atomic Silicon.
IEEE Internet Things J., August, 2023

A nano-scale n-bit ripple carry adder using an optimized XOR gate and quantum-dots technology with diminished cells and power dissipation.
Nano Commun. Networks, June, 2023

Cost-effective synthesis of QCA logic circuit using genetic algorithm.
J. Supercomput., March, 2023

Nano-design of ultra-efficient reversible block based on quantum-dot cellular automata.
Frontiers Inf. Technol. Electron. Eng., March, 2023

2022
An efficient and energy-aware design of a novel nano-scale reversible adder using a quantum-based platform.
Nano Commun. Networks, December, 2022

Efficient designs of quantum-dot cellular automata multiplexer and RAM with physical proof along with power analysis.
J. Supercomput., 2022

2021
Efficient Designs of Reversible Synchronous Counters in Nanoscale.
Circuits Syst. Signal Process., 2021

Ultra-efficient adders and even parity generators in nano scale.
Comput. Electr. Eng., 2021

2020
The design and implementation of a robust single-layer QCA ALU using a novel fault-tolerant three-input majority gate.
J. Supercomput., 2020

A novel ultra-dense and low-power structure for fault-tolerant three-input majority gate in QCA technology.
Concurr. Comput. Pract. Exp., 2020

An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata.
Comput. Electr. Eng., 2020

2019
Correction to: A novel fault-tolerant multiplexer in quantum-dot cellular automata technology.
J. Supercomput., 2019

New designs of fault-tolerant adders in quantum-dot cellular automata.
Nano Commun. Networks, 2019

Robust QCA full-adders using an efficient fault-tolerant five-input majority gate.
Int. J. Circuit Theory Appl., 2019

2018
A novel fault-tolerant multiplexer in quantum-dot cellular automata technology.
J. Supercomput., 2018


  Loading...