Vijayakumar Sreenath

Orcid: 0000-0003-2289-0924

According to our database1, Vijayakumar Sreenath authored at least 10 papers between 2015 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
A Differential Voltage Amplifier Scheme for Enhanced Sensitivity and SNR for Remote Piezopolymer-Based Sensor Systems.
IEEE Trans. Instrum. Meas., 2024

2023
An Enhanced Inductance-to-Digital Converter for Single-Element and Differential-Type Inductive Sensors With Automatic Offset Eliminator.
IEEE Trans. Instrum. Meas., 2023

2018
An Improved Closed-Loop Switched Capacitor Capacitance-to-Frequency Converter and Its Evaluation.
IEEE Trans. Instrum. Meas., 2018

2017
A Resistive Sensor Readout Circuit With Intrinsic Insensitivity to Circuit Parameters and Its Evaluation.
IEEE Trans. Instrum. Meas., 2017

A Novel Closed-Loop SC Capacitance-to-Frequency Converter with High Linearity.
Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, 2017

2016
An Easy-to-Interface CDC With an Efficient Automatic Calibration.
IEEE Trans. Instrum. Meas., 2016

A modified RDC with an auto-adjustable SC source enabled auto-calibration scheme.
Proceedings of the IEEE Sensors Applications Symposium, 2016

A Resistance-to-Digital Converter possessing exceptional insensitivity to circuit parameters.
Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, 2016

A direct-digital interface circuit for sensors representable using parallel R-C model.
Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, 2016

2015
A novel switched-capacitor capacitance-to-digital converter for single element capacitive sensors.
Proceedings of the 2015 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings, 2015


  Loading...