Wataru Matsubara

According to our database1, Wataru Matsubara authored at least 14 papers between 2006 and 2015.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2015
Detecting regularities on grammar-compressed strings.
Inf. Comput., 2015

2010
An Efficient Algorithm to Test Square-Freeness of Strings Compressed by Balanced Straight Line Programs.
Chic. J. Theor. Comput. Sci., 2010

Inferring Strings from Runs.
Proceedings of the Prague Stringology Conference 2010, Prague, Czech Republic, August 30, 2010

The Number of Runs in a Ternary Word.
Proceedings of the Prague Stringology Conference 2010, Prague, Czech Republic, August 30, 2010

2009
Efficient algorithms to compute compressed longest common substrings and compressed palindromes.
Theor. Comput. Sci., 2009

Average Value of Sum of Exponents of Runs in a String.
Int. J. Found. Comput. Sci., 2009

Bit-parallel Algorithms for Computing all the Runs in a String.
Proceedings of the Prague Stringology Conference 2009, Prague, Czech Republic, August 31, 2009

A Series of Run-Rich Strings.
Proceedings of the Language and Automata Theory and Applications, 2009

Testing Square-Freeness of Strings Compressed by Balanced Straight Line Program.
Proceedings of the Theory of Computing 2009, 2009

2008
New Lower Bounds for the Maximum Number of Runs in a String.
Proceedings of the Prague Stringology Conference 2008, Prague, Czech Republic, 2008

Average Value of Sum of Exponents of Runs in Strings.
Proceedings of the Prague Stringology Conference 2008, Prague, Czech Republic, 2008

Computing Longest Common Substring and All Palindromes from Compressed Strings.
Proceedings of the SOFSEM 2008: Theory and Practice of Computer Science, 2008

An Efficient Algorithm to Test Square-Freeness of Strings Compressed by Balanced Straight Line Program.
Proceedings of the Structure-Based Compression of Complex Massive Data, 22.06., 2008

2006
Dual-clock MASH delta-sigma modulator employing a frequency modulated intermediate signal.
IEICE Electron. Express, 2006


  Loading...