William A. Stapleton
  According to our database1,
  William A. Stapleton
  authored at least 16 papers
  between 1997 and 2008.
  
  
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
  2008
    IEEE Trans. Educ., 2008
    
  
ORUIES: Object Oriented User Interface for Embedded Systems.
  
    Proceedings of the 2008 International Conference on Modeling, 2008
    
  
  2007
A Novel Hardware Architecture for Scalable Binary Morphological and Mask-Based Image Processing.
  
    Int. J. Comput. Their Appl., 2007
    
  
  2006
A Three-Component Hybrid Image Compression Method.
  
    Proceedings of the 2006 International Conference on Image Processing, 2006
    
  
  2005
    SIGBED Rev., 2005
    
  
    Proceedings of the 2005 workshop on Computer architecture education, 2005
    
  
Case Study: A Wireless Sensor Network for Indoor Environmental Monitoring.
  
    Proceedings of the 2005 International Conference on Wireless Networks, 2005
    
  
An Improved Hybrid Fractal/DCT Image Compression Method.
  
    Proceedings of The 2005 International Conference on Imaging Science, 2005
    
  
Implementation of an Embedded Systems Curriculum.
  
    Proceedings of the 20th International Conference on Computers and Their Applications, 2005
    
  
  2004
A Flexible Algorithm for Task Ordering.
  
    Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2004
    
  
A New Deeper Quadtree Searchless IFS Fractal Image Encoding Method.
  
    Proceedings of the International Conference on Imaging Science, Systems and Technology, 2004
    
  
Hybrid Fractal/JPEG Image Compression: A Case Study.
  
    Proceedings of the International Conference on Imaging Science, Systems and Technology, 2004
    
  
A Novel Image Compression Algorithm Hybridizing a Searchless, Quadtree Recomposition Fractal Method with JPEG.
  
    Proceedings of the International Conference on Imaging Science, Systems and Technology, 2004
    
  
An FPGA-Based Area Efficient Tri-port Registerfile Design for RISC-Style Processor Implementations.
  
    Proceedings of the 19th International Conference on Computers and Their Applications, 2004
    
  
  1997
    Image Vis. Comput., 1997