Yuanbin Guo

According to our database1, Yuanbin Guo authored at least 21 papers between 2001 and 2014.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2014
Parallel Interleaver Design for a High Throughput HSPA+/LTE Multi-Standard Turbo Decoder.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

2013
Parallel interleaver architecture with new scheduling scheme for high throughput configurable turbo decoder.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

Highly scalable on-the-fly interleaved address generation for UMTS/HSPA+ parallel turbo decoder.
Proceedings of the 24th International Conference on Application-Specific Systems, 2013

2012
Reconfigurable multi-standard uplink MIMO receiver with partial interference cancellation.
Proceedings of IEEE International Conference on Communications, 2012

2011
High-throughput Contention-Free concurrent interleaver architecture for multi-standard turbo decoder.
Proceedings of the 22nd IEEE International Conference on Application-specific Systems, 2011

2009
Probabilistically bounded soft sphere detection for MIMO-OFDM receivers: algorithm and system architecture.
IEEE J. Sel. Areas Commun., 2009

2007
Structured Parallel Architecture for Displacement MIMO Kalman Equalizer in CDMA Systems.
IEEE Trans. Circuits Syst. II Express Briefs, 2007

2006
A Low Complexity and Low Power SoC Design Architecture for Adaptive MAI Suppression in CDMA Systems.
J. VLSI Signal Process., 2006

Rapid Industrial Prototyping and SoC Design of 3G/4G Wireless Systems Using an HLS Methodology.
EURASIP J. Embed. Syst., 2006

An Efficient Circulant MIMO Equalizer for CDMA Downlink: Algorithm and VLSI Architecture.
EURASIP J. Adv. Signal Process., 2006

Rapid prototyping and VLSI exploration for 3g/4G MIMO wireless systems using integrated catapult-c methodology.
Proceedings of the IEEE Wireless Communications and Networking Conference, 2006

2005
Efficient VLSI architectures for recursive Vandermonde QR decomposition in broadband OFDM pre-distortion.
Proceedings of the IEEE Wireless Communications and Networking Conference, 2005

FFT-accelerated iterative MIMO chip equalizer architecture for CDMA downlink.
Proceedings of the 2005 IEEE International Conference on Acoustics, 2005

Displacement MIMO Kalman equalizer for CDMA downlink in fast fading channels.
Proceedings of the Global Telecommunications Conference, 2005. GLOBECOM '05, St. Louis, Missouri, USA, 28 November, 2005

Reduced QRD-M detector in MIMO-OFDM systems with partial and embedded sorting.
Proceedings of the Global Telecommunications Conference, 2005. GLOBECOM '05, St. Louis, Missouri, USA, 28 November, 2005

2004
Low complexity System-on-Chip architectures of Parallel-Residue-Compensation in CDMA systems.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

Efficient MIMO equalization for downlink multi-code CDMA: complexity optimization and comparative study.
Proceedings of the Global Telecommunications Conference, 2004. GLOBECOM '04, Dallas, Texas, USA, 29 November, 2004

2003
Rapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA.
Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP 2003), 2003

2002
A novel adaptive pre-distorter using LS estimation of SSPA non-linearity in mobile OFDM systems.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

Post-compensation of RF non-linearity in mobile OFDM systems by estimation of memory-less polynomial.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

2001
VLSI implementation of Mallat's fast discrete wavelet transform algorithm with reduced complexity.
Proceedings of the Global Telecommunications Conference, 2001


  Loading...