Alessandro Tontini

Orcid: 0000-0003-0364-7558

According to our database1, Alessandro Tontini authored at least 11 papers between 2019 and 2025.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
A SPAD-Based Optical Encoder.
Proceedings of the 10th International Workshop on Advances in Sensors and Interfaces, 2025

Interconnect Simulation Using Padé Approximation for Image Sensors.
Proceedings of the International Conference on IC Design and Technology, 2025

A 256×256 SPAD Imager Architecture with Multi-Functional Pixel and High Temporal Aperture for Quantum Imaging Applications.
Proceedings of the International Conference on IC Design and Technology, 2025

A Hardware-Friendly Data Compression Algorithm for SPAD-Based d-ToF Systems.
Proceedings of the International Conference on IC Design and Technology, 2025

2024
A Post-Processing Histogram Compensation Method for SPAD-Based d-ToF LiDAR Systems for High Photon Flux Measurements.
IEEE Access, 2024

2023
Comparative evaluation of background-rejection techniques for SPAD-based LiDAR systems.
Integr., May, 2023

2022
Comparison of background-rejection techniques for SPAD-based LiDAR systems.
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022

A 64×64-Pixel Flash LiDAR SPAD Imager with Distributed Pixel-to-Pixel Correlation for Background Rejection, Tunable Automatic Pixel Sensitivity and First-Last Event Detection Strategies for Space Applications.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

A monolithic SPAD-based random number generator for cryptographic application.
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022

2020
Numerical Model of SPAD-Based Direct Time-of-Flight Flash LIDAR CMOS Image Sensors.
Sensors, 2020

2019
SPAD-Based Quantum Random Number Generator With an N<sup>t</sup>-Order Rank Algorithm on FPGA.
IEEE Trans. Circuits Syst. II Express Briefs, 2019


  Loading...