Alexander Matveev

According to our database1, Alexander Matveev authored at least 20 papers between 2012 and 2020.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2020
Extending hardware transactional memory capacity via rollback-only transactions and suspend/resume.
Distributed Comput., 2020

Inducing and Exploiting Activation Sparsity for Fast Inference on Deep Neural Networks.
Proceedings of the 37th International Conference on Machine Learning, 2020

2019
Cross-Classification Clustering: An Efficient Multi-Object Tracking Technique for 3-D Instance Segmentation in Connectomics.
Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, 2019

2018
ThreadScan: Automatic and Scalable Memory Reclamation.
ACM Trans. Parallel Comput., 2018

Cross-Classification Clustering: An Efficient Multi-Object Tracking Technique for 3-D Instance Segmentation in Connectomics.
CoRR, 2018

2017
Toward Streaming Synapse Detection with Compositional ConvNets.
CoRR, 2017

A Multicore Path to Connectomics-on-Demand.
Proceedings of the 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2017

Deep Tensor Convolution on Multicores.
Proceedings of the 34th International Conference on Machine Learning, 2017

Forkscan: Conservative Memory Reclamation for Modern Operating Systems.
Proceedings of the Twelfth European Conference on Computer Systems, 2017

2016
Transactional Memory.
Encyclopedia of Algorithms, 2016

A Multi-Pass Approach to Large-Scale Connectomics.
CoRR, 2016

Hardware read-write lock elision.
Proceedings of the Eleventh European Conference on Computer Systems, 2016

2015
Leveraging the Power of Hardware Transactional Memory
PhD thesis, 2015

Amalgamated Lock-Elision.
Proceedings of the Distributed Computing - 29th International Symposium, 2015

Read-log-update: a lightweight synchronization mechanism for concurrent programming.
Proceedings of the 25th Symposium on Operating Systems Principles, 2015

Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory.
Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, 2015

2014
The LevelArray: A Fast, Practical Long-Lived Renaming Algorithm.
Proceedings of the IEEE 34th International Conference on Distributed Computing Systems, 2014

StackTrack: an automated transactional approach to concurrent memory reclamation.
Proceedings of the Ninth Eurosys Conference 2014, 2014

2013
Reduced hardware transactions: a new approach to hybrid transactional memory.
Proceedings of the 25th ACM Symposium on Parallelism in Algorithms and Architectures, 2013

2012
Pessimistic Software Lock-Elision.
Proceedings of the Distributed Computing - 26th International Symposium, 2012


  Loading...