Aravind Nagulu

Orcid: 0000-0002-1481-6137

According to our database1, Aravind Nagulu authored at least 18 papers between 2016 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Passive Frequency Shifting of N-Path Filters Through Rotary Clocking: Analysis and Design.
IEEE Trans. Circuits Syst. I Regul. Pap., January, 2024

12.3 A Scalable and Instantaneously Wideband 5GS/s RF Correlator Based on Charge Thresholding Achieving 8-bit ENOB and 152 TOPS/W Compute Efficiency.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024

2023
A Third-Order Quasi-Elliptic N-Path Filter With Enhanced Linearity Through Clock Boosting.
IEEE J. Solid State Circuits, December, 2023

ADC-Less 3D-NAND Compute-in-Memory Architecture Using Margin Propagation.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023

A 1-to-5GHz All-Passive Frequency-Translational 4<sup>th</sup>-Order N-path Filter with Low-Power Clock Boosting for High Linearity and Relaxed $\mathrm{P}_{\text{dc}}$-Frequency Trade-Off.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023

Sub-mW/qubit 5.2-7.2GHz 65nm Cryo-CMOS RX for Scalable Quantum Computing Applications.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2023

2021
Universal Frequency-Domain Analysis of N-Path Networks.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021

A Survey and Quantitative Evaluation of Integrated Circuit-Based Antenna Interfaces and Self-Interference Cancellers for Full-Duplex.
IEEE Open J. Commun. Soc., 2021

A Full-Duplex Receiver With True-Time-Delay Cancelers Based on Switched-Capacitor-Networks Operating Beyond the Delay-Bandwidth Limit.
IEEE J. Solid State Circuits, 2021

Ultra-Wideband Switched-Capacitor Delays and Circulators - Theory and Implementation.
IEEE J. Solid State Circuits, 2021

6.6 Full-Duplex Receiver with Wideband Multi-Domain FIR Cancellation Based on Stacked-Capacitor, N-Path Switched-Capacitor Delay Lines Achieving >54dB SIC Across 80MHz BW and >15dBm TX Power-Handling.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2020
Multi-Watt, 1-GHz CMOS Circulator Based on Switched-Capacitor Clock Boosting.
IEEE J. Solid State Circuits, 2020

29.3 Non-Magnetic 0.18µm SOI Circulator with Multi-Watt Power Handling Based on Switched-Capacitor Clock Boosting.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

2019
Non-Magnetic CMOS Switched-Transmission-Line Circulators With High Power Handling and Antenna Balancing: Theory and Implementation.
IEEE J. Solid State Circuits, 2019

Non-Magnetic 60GHz SOI CMOS Circulator Based on Loss/Dispersion-Engineered Switched Bandpass Filters.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019

A Single Antenna Full-Duplex Radio using a Non-Magnetic, CMOS Circulator with In-Built Isolation Tuning.
Proceedings of the 17th IEEE International Conference on Communications Workshops, 2019

2017
A Millimeter-Wave Non-Magnetic Passive SOI CMOS Circulator Based on Spatio-Temporal Conductivity Modulation.
IEEE J. Solid State Circuits, 2017

2016
Ultra low power ECG acquisition front-end with enhanced common mode rejection.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016


  Loading...