Arnab Dey
Affiliations:- International Institute of Information Technology, Hyderabad (IIIT-H), Center for VLSI and Embedded Systems Technology (CVEST), India
According to our database1,
Arnab Dey authored at least 7 papers
between 2023 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A 275 pW, 0.5 V supply insensitive gate-leakage based current/voltage reference circuit for a wide temperature range of -55 to 100 °C without using amplifiers and resistors.
Microelectron. J., 2024
A 0.8-V, 593-pA Trim-free Duty-cycled All CMOS Current Reference for Ultra-Low Power IoT Applications.
Proceedings of the 37th International Conference on VLSI Design and 23rd International Conference on Embedded Systems, 2024
2023
A 250pA, Gate-Leakage Based Trimming Free Current Reference, from -55°C to 150°C for Lower Power IoT Applications.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
A 37nW, All-in-One Trim-Free Voltage/Current Reference Without Using Resistors and Amplifiers.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
A 0.5V, pico-watt, 0.06%/V / 0.03%/V low supply sensitive current/voltage reference without using amplifiers and resistors.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
A 2.3nW Gate-Leakage Based Sub-Bandgap Voltage Reference with Line Sensitivity of 0.0066%/V from -40°C to 150°C for Low-Power IoT Systems.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
A 162nW, 0.845pJ/step Resistance-to-Digital Converter for Miniature Battery-Powered Sensing Systems.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023