Daniel Nemirovsky

According to our database1, Daniel Nemirovsky authored at least 14 papers between 2015 and 2022.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
CounteRGAN: Generating counterfactuals for real-time recourse and interpretability using residual GANs.
Proceedings of the Uncertainty in Artificial Intelligence, 2022

2021
Providing Actionable Feedback in Hiring Marketplaces using Generative Adversarial Networks.
Proceedings of the WSDM '21, 2021

2020
CounteRGAN: Generating Realistic Counterfactuals with Residual Generative Adversarial Nets.
CoRR, 2020

2018
A General Guide to Applying Machine Learning to Computer Architecture.
Supercomput. Front. Innov., 2018

2017
Improving heterogeneous system efficiency : architecture, scheduling, and machine learning.
PhD thesis, 2017

A Machine Learning Approach for Performance Prediction and Scheduling on Heterogeneous CPUs.
Proceedings of the 29th International Symposium on Computer Architecture and High Performance Computing, 2017

iQ: An Efficient and Flexible Queue-Based Simulation Framework.
Proceedings of the 25th IEEE International Symposium on Modeling, 2017

A Deep Learning Mapper (DLM) for Scheduling on Heterogeneous Systems.
Proceedings of the High Performance Computing - 4th Latin American Conference, 2017

2016
Emergent Behaviors in the Internet of Things: The Ultimate Ultra-Large-Scale System.
IEEE Micro, 2016

2015
Reimagining Heterogeneous Computing: A Functional Instruction-Set Architecture Computing Model.
IEEE Micro, 2015

Kernel-to-User-Mode Transition-Aware Hardware Scheduling.
IEEE Micro, 2015

Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core.
IEEE Comput. Archit. Lett., 2015

Performance and Energy Efficient Hardware-Based Scheduler for Symmetric/Asymmetric CMPs.
Proceedings of the 27th International Symposium on Computer Architecture and High Performance Computing, 2015

Hardware Round-Robin Scheduler for Single-ISA Asymmetric Multi-core.
Proceedings of the Euro-Par 2015: Parallel Processing, 2015


  Loading...