Der-Wei Yang

According to our database1, Der-Wei Yang authored at least 13 papers between 2009 and 2016.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2016
Fast model searching and combining for example learning-based super-resolution.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

Effective model construction for enhanced prediction in example-based super-resolution.
Proceedings of the 2016 IEEE Asia Pacific Conference on Circuits and Systems, 2016

2015
Depth-Reliability-Based Stereo-Matching Algorithm and Its VLSI Architecture Design.
IEEE Trans. Circuits Syst. Video Technol., 2015

Efficient highly-parallel turbo decoder for 3GPP LTE-Advanced.
Proceedings of the VLSI Design, Automation and Test, 2015

High-quality texture compression using adaptive color grouping and selection algorithm.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

2014
Low complexity stereo matching algorithm using adaptive sized square window.
Proceedings of the Technical Papers of 2014 International Symposium on VLSI Design, 2014

2012
Low-Complexity Memory Access Architectures for Quasi-Cyclic LDPC Decoders.
IEICE Trans. Inf. Syst., 2012

Efficient scissoring scheme for scanline-based rendering of 2D vector graphics.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

High-performance turbo-MIMO system design with iterative soft-detection and decoding.
Proceedings of the Asia-Pacific Signal and Information Processing Association Annual Summit and Conference, 2012

Face detection architecture design using hybrid skin color detection and cascade of classifiers.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

2011
VLSI design of area-efficient memory access architectures for quasi-cyclic LDPC codes.
Proceedings of the IEEE 24th International SoC Conference, SOCC 2011, Taipei, Taiwan, 2011

2010
Efficient protocol converter generation for system integration.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

2009
Low-power register-exchange survivor memory architectures for Viterbi decoders.
IET Circuits Devices Syst., 2009


  Loading...