Dongwon Seo

According to our database1, Dongwon Seo authored at least 27 papers between 2000 and 2017.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2017
A DAC With an Impedance Attenuator and Distortion Analysis Using Volterra Series.
IEEE Trans. Very Large Scale Integr. Syst., 2017

Analysis and Reduction of Nonidealities in Stacked-Transistor Current Sources.
IEEE Trans. Very Large Scale Integr. Syst., 2017

2016
Modeling and verification for different types of system of systems using PRISM.
Proceedings of the 4th International Workshop on Software Engineering for Systems-of-Systems, 2016

2015
Human Resource Allocation in Software Project with Practical Considerations.
Int. J. Softw. Eng. Knowl. Eng., 2015

An incrementally deployable anti-spoofing mechanism for software-defined networks.
Comput. Commun., 2015

A 14b 750MS/s DAC in 20nm CMOS with <-168dBm/Hz noise floor beyond Nyquist and 79dBc SFDR utilizing a low glitch-noise hybrid R-2R architecture.
Proceedings of the Symposium on VLSI Circuits, 2015

A linear transconductance amplifier with differential-mode bandwidth extension and common-mode compensation.
Proceedings of the 2015 IEEE Custom Integrated Circuits Conference, 2015

Quality Based Software Project Staffing and Scheduling with Cost Bound.
Proceedings of the 2015 Asia-Pacific Software Engineering Conference, 2015

Quality Based Software Project Staffing and Scheduling with Budget and Deadline.
Proceedings of the Joint Proceedings of the 3rd International Workshop on Quantitative Approaches to Software Quality (QuASoQ), 2015

2014
Practical Human Resource Allocation in Software Projects Using Genetic Algorithm.
Proceedings of the 26th International Conference on Software Engineering and Knowledge Engineering, 2014

MysteryChecker: Unpredictable attestation to detect repackaged malicious applications in Android.
Proceedings of the 9th International Conference on Malicious and Unwanted Software: The Americas MALWARE 2014, 2014

2013
APFS: Adaptive Probabilistic Filter Scheduling against distributed denial-of-service attacks.
Comput. Secur., 2013

SIPAD: SIP-VoIP Anomaly Detection using a Stateful Rule Tree.
Comput. Commun., 2013

2012
Clock-Phase-Noise-Induced TX Leakage Estimation of a Baseband Wireless Transmitter DAC.
IEEE Trans. Circuits Syst. II Express Briefs, 2012

2011
PFS: Probabilistic filter scheduling against distributed denial-of-service attacks.
Proceedings of the IEEE 36th Conference on Local Computer Networks, 2011

2009
A Pseudodifferential Class AB DAC for Low-Power Wireless Transmitter.
IEEE Trans. Circuits Syst. I Regul. Pap., 2009

2008
A Heterogeneous 16-Bit DAC Using a Replica Compensation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2008

Detecting More SIP Attacks on VoIP Services by Combining Rule Matching and State Transition Models.
Proceedings of The IFIP TC-11 23rd International Information Security Conference, 2008

Unified Rate Limiting in Broadband Access Networks for Defeating Internet Worms and DDoS Attacks.
Proceedings of the Information Security Practice and Experience, 2008

2007
High-Voltage-Tolerant Analog Circuits Design in Deep-Submicrometer CMOS Technologies.
IEEE Trans. Circuits Syst. I Regul. Pap., 2007

A Low-Spurious Low-Power 12-bit 160-MS/s DAC in 90-nm CMOS for Baseband Wireless Transmitter.
IEEE J. Solid State Circuits, 2007

High-Voltage Analog Circuit Design using Thin-Oxide MOS Devices only.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

Mismatch Compensated Design Techniques under Packaging-Induced Die Stress.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

Electrical Stress-free High Gain and High Swing Analog Buffer Using an Adaptive Biasing Scheme.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

2000
A very wide-band 14 bit, 1 GS/s track-and-hold amplifier.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

A 14 bit, 1 GS/s digital-to-analog converter with improved dynamic performances.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

Low-power decimation filters for oversampling ADCs via the decorrelating (DECOR) transform.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000


  Loading...