Fernand Boéri

According to our database1, Fernand Boéri authored at least 23 papers between 1979 and 2000.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2000
Concurrent Control Systems: From Grafcet to VHDL.
Proceedings of the 26th EUROMICRO 2000 Conference, 2000

SEP: Simulation framework to evaluate digital hardware architectures.
Proceedings of the 14<sup>th</sup> European Simulation Multiconference, 2000

1999
Esterel and Java in an Object-Oriented Modelling and Simulation Framework for Heterogeneous Software and Hardware Systems The SEP Approach.
Proceedings of the 25th EUROMICRO '99 Conference, 1999

1998
Hardware Architecture Modelling Using an Object-Oriented Method.
Proceedings of the 24th EUROMICRO '98 Conference, 1998

Hardware Modelling and Simulation Using an Object-Oriented Method.
Proceedings of the 12<sup>th</sup> European Simulation Multiconference - Simulation, 1998

1996
Specification of a functional synchronous dataflow language for parallel implementations with the denotational semantics.
Proceedings of the 1996 ACM Symposium on Applied Computing, 1996

A dataflow language for signal processing modeling with parallel implementation issues.
Proceedings of the 8th European Signal Processing Conference, 1996

Efficient implementation on multiprocessors: The problem of signal processing applications modelling.
Proceedings of the 8th European Signal Processing Conference, 1996

1995
A Functional Approach for Modelling and Simulation.
Proceedings of the EUROSIM'96, 1995

1994
Automatic exploration of VLIW processor architectures from a designer's experience based specification.
Proceedings of the Third International Workshop on Hardware/Software Codesign, 1994

1993
OPSILA: A Vector and Parallel Processor.
IEEE Trans. Computers, 1993

Contribution of Compilation Techniques to the Synthesis of Dedicated VLIW Architectures.
Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, 1993

Incremental synthesis of application domain specific processors.
Proceedings of the IEEE International Conference on Acoustics, 1993

Synthesis of dedicated SIMD processors.
Proceedings of the International Conference on Application-Specific Array Processors, 1993

1992
A comparison study of minimization methods of unit interconnection in VLIW processors.
Microprocess. Microprogramming, 1992

A partitioning algorithm for system-level synthesis.
Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design, 1992

Automatic generation of architectural models for designing dedicated VLIW signal processors.
Proceedings of the 1992 IEEE International Conference on Acoustics, 1992

1990
From program to hardware: A parallel architecture compiler.
Microprocessing and Microprogramming, 1990

Component Labeling on SIMD-SPMD Architecture.
Proceedings of IAPR Workshop on Machine Vision Applications, 1990

1988
Image processing on a SIMD/SPMD architecture: OPSILA.
Proceedings of the 9th International Conference on Pattern Recognition, 1988

1987
Experience using a SIMD/SPMD multiprocessor architecture.
Microprocess. Microprogramming, 1987

1982
Efficient multiprocessor architecture for digital signal processing.
Proceedings of the IEEE International Conference on Acoustics, 1982

1979
Optimum quantizer algorithm for real-time block quantizing.
Proceedings of the IEEE International Conference on Acoustics, 1979


  Loading...