Gordon Cichon

Orcid: 0000-0002-0057-9679

Affiliations:
  • Mongolian University of Science and Technology, Ulaanbaatar, Mongolia
  • Ludwig Maximilian University of Munich, Germany (former)


According to our database1, Gordon Cichon authored at least 17 papers between 2001 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
Implementation of RSA cryptographic algorithm using SN P systems based on HP/LP neurons.
J. Membr. Comput., 2021

2020
An error-tolerant serial binary full-adder via a spiking neural P system using HP/LP basic neurons.
J. Membr. Comput., 2020

2016
A Data Locality and Memory Contention Analysis Method in Embedded NUMA Multi-core Systems.
Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2016

2014
Formal Semantics of Synchronous Transfer Architecture.
Proceedings of the Modellierung 2014, 19.-21. März 2014, Wien, Österreich, 2014

2008
A HW/SW design methodology for embedded SIMD vector signal processors.
Int. J. Embed. Syst., 2008

2005
Design and automatic code generation of the LMS algorithm for SIMD signal processors.
Proceedings of the 2005 IEEE International Conference on Acoustics, 2005

A Compiler-friendly and Low-power DSP architecture.
Proceedings of the 35. Jahrestagung der Gesellschaft für Informatik, 2005

2004
Generated DSP Cores for Implementation of an OFDM Communication System.
Proceedings of the Computer Systems: Architectures, 2004

Synchronous Transfer Architecture (STA).
Proceedings of the Computer Systems: Architectures, 2004

MOUSE: A Shortcut from Matlab Source to SIMD DSP Assembly Code.
Proceedings of the Computer Systems: Architectures, 2004

Hardware / Software Co-Design of a SIMD-DSP-Based DVB-T Receiver.
Proceedings of the 2004 International Conference on Parallel Computing in Electrical Engineering (PARELEC 2004), 2004

Automatic Code Generation for SIMD DSP Architectures: An Algebraic Approach.
Proceedings of the 2004 International Conference on Parallel Computing in Electrical Engineering (PARELEC 2004), 2004

Compiler Scheduling for STA-Processors.
Proceedings of the 2004 International Conference on Parallel Computing in Electrical Engineering (PARELEC 2004), 2004

Implementation of recursive digital filters into vector SIMD DSP architectures.
Proceedings of the 2004 IEEE International Conference on Acoustics, 2004

2002
Schnittstellenbasierter Entwurf mit wiederverwendbaren Modulen (Interface Based Design Based With Reusable Modules).
Informationstechnik Tech. Inform., 2002

2001
Bringing two worlds together: AAL2 over IP for radio access networks.
Proceedings of the Global Telecommunications Conference, 2001

Annotated data types for addressed token passing networks.
Proceedings of the Conference on Design, Automation and Test in Europe, 2001


  Loading...