Hao Ding
Orcid: 0000-0001-5325-9997Affiliations:
- Guilin University of Electronic Technology, Guangxi Key Laboratory of Trusted Software, China
According to our database1,
Hao Ding authored at least 15 papers
between 2020 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2026
Efficient Shortest Path-Driven Tabu Search Reconfiguration Algorithm for Multiprocessor Array.
IEEE Trans. Dependable Secur. Comput., 2026
2025
A Two-Stage Degradation-Based Topology Reconfiguration Algorithm for Fault-Tolerant Multiprocessor Arrays.
ACM Trans. Archit. Code Optim., September, 2025
Refining Code-Line-Level Bugginess Identification: Getting the Best of Both Worlds by Fusing Syntactic and Semantic Features.
ACM Trans. Softw. Eng. Methodol., March, 2025
J. Artif. Intell. Soft Comput. Res., 2025
2024
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., April, 2024
IEEE Trans. Parallel Distributed Syst., February, 2024
Efficient topology reconfiguration for NoC-based multiprocessors: A greedy-memetic algorithm.
J. Parallel Distributed Comput., 2024
Expert Syst. Appl., 2024
MAIT: Multi-agent Local Observation Interaction to Improve the Decision-Making Ability.
Proceedings of the Advanced Intelligent Computing Technology and Applications, 2024
2021
A high-performance VLSI array reconfiguration scheme based on network flow under row and column rerouting.
J. Parallel Distributed Comput., 2021
Flexible scheme for reconfiguring 2D mesh-connected VLSI subarrays under row and column rerouting.
J. Parallel Distributed Comput., 2021
A mathematical programming method for constructing the shortest interconnection VLSI arrays.
Integr., 2021
2020
Efficient Reconfiguration Algorithm With Flexible Rerouting Schemes for Constructing 3-D VLSI Subarrays.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
An efficient multiple shortest augmenting paths algorithm for constructing high performance VLSI subarray.
Integr., 2020