Jiaqi Ouyang
According to our database1,
Jiaqi Ouyang authored at least 3 papers
between 2024 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2026
A High-Precision CORDIC Architecture with Reduced-Convergence Preprocessing and Dynamic Logarithmic Bit-Width Scaling.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2026
2025
Dual-Thread Deflate/Inflate Accelerator With Multicheckpoint Control With High Throughput and Compression Ratio for Bandwidth-Efficient Systems.
IEEE Trans. Very Large Scale Integr. Syst., October, 2025
2024
A 43.3 bit/cycle Inflate Accelerator Featuring Static-Dynamic Huffman Decoder with Multiple Checkpoints and Optimized End-Of-Block Control for Hyperscale data.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2024