Kaiyun Cao

Orcid: 0009-0008-5372-1756

According to our database1, Kaiyun Cao authored at least 2 papers in 2025.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
An Integer-N Reference-Double-Sampling PLL for Frequency-Multiplied Octa-Phase Clock Generation Achieving -251.9 dB FOM<sub>Jitter-N</sub>.
IEEE Trans. Circuits Syst. I Regul. Pap., December, 2025

A Reference Double-Sampling PLL-Based Eight Phase Clock Generator Achieving 0.18mW/GHz/phase and -251.9dB FOMJitter-N.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2025


  Loading...