Kalle I. Palomäki

Orcid: 0009-0000-8210-5700

According to our database¹, Kalle I. Palomäki authored at least 3 papers in 2025.

Collaborative distances:

Timeline

Book In proceedings Article PhD thesis Dataset Other

2025

Memory Optimized, High Signal Quality Direct Digital Frequency Synthesizer on an FPGA.

[DOI]

IEEE Trans. Circuits Syst. II Express Briefs, July, 2025

Memory-Less 12-Bit Direct Digital Frequency Synthesizer Architecture on FPGA.

[DOI]

Proceedings of the 32nd IEEE International Conference on Electronics, Circuits and Systems, 2025

Resource Efficient Direct Digital Frequency Synthesizer Architecture on FPGA.

[DOI]

Proceedings of the 32nd IEEE International Conference on Electronics, Circuits and Systems, 2025