Lan Gao
Orcid: 0000-0001-5637-9417Affiliations:
- Capital Normal University, Beijing Key Laboratory of Electronic System Reliability and Prognostics, College of Information Engineering, China
- Beihang University, School of Computer Science and Engineering, Beijing, China (PhD 2019)
According to our database1,
Lan Gao
authored at least 15 papers
between 2014 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
Proceedings of the 29th IEEE International Conference on Parallel and Distributed Systems, 2023
Proceedings of the 29th IEEE International Conference on Parallel and Distributed Systems, 2023
2022
ACM Trans. Archit. Code Optim., 2022
DA<sup>2</sup>F: Research on Robustness of Deep Learning Models Using Approximate Activation Function.
Proceedings of the 24th IEEE Int Conf on High Performance Computing & Communications; 8th Int Conf on Data Science & Systems; 20th Int Conf on Smart City; 8th Int Conf on Dependability in Sensor, 2022
2020
IEEE Trans. Parallel Distributed Syst., 2020
Enabling Energy-Efficient and Reliable Neural Network via Neuron-Level Voltage Scaling.
IEEE Trans. Computers, 2020
Frontiers Inf. Technol. Electron. Eng., 2020
2019
Accelerating in-memory transaction processing using general purpose graphics processing units.
Future Gener. Comput. Syst., 2019
Multiple Algorithms Against Multiple Hardware Architectures: Data-Driven Exploration on Deep Convolution Neural Network.
Proceedings of the Network and Parallel Computing, 2019
Enabling Energy-Efficient and Reliable Neural Network via Neuron-Level Voltage Scaling.
Proceedings of the 25th IEEE International Conference on Parallel and Distributed Systems, 2019
Proceedings of the 21st IEEE International Conference on High Performance Computing and Communications; 17th IEEE International Conference on Smart City; 5th IEEE International Conference on Data Science and Systems, 2019
2018
SRAM- and STT-RAM-based hybrid, shared last-level cache for on-chip CPU-GPU heterogeneous architectures.
J. Supercomput., 2018
2016
Proceedings of the 2016 International Conference on Supercomputing, 2016
Proceedings of the ACM International Conference on Computing Frontiers, CF'16, 2016
2014
Proceedings of the 12th Annual IEEE/ACM International Symposium on Code Generation and Optimization, 2014