Love Kumar Sah

ACM Trans. Design Autom. Electr. Syst., 2021

Defending Against Misspeculation-based Cache Probe Attacks Using Variable Record Table.

[BibT_eX]

[DOI]

Proceedings of the 22nd International Symposium on Quality Electronic Design, 2021

2020

Micro-architectural Countermeasures for Control Flow and Misspeculation Based Software Attacks.

[BibT_eX]

[DOI]

PhD thesis, 2020

A Framework for Hardware Trojan Vulnerability Estimation and Localization in RTL Designs.

[BibT_eX]

[DOI]

J. Hardw. Syst. Secur., 2020

Basic Block Encoding Based Run-time CFI Check for Embedded Software.

[BibT_eX]

[DOI]

Proceedings of the 28th IFIP/IEEE International Conference on Very Large Scale Integration, 2020

Analytical Estimation and Localization of Hardware Trojan Vulnerability in RTL Designs.

[BibT_eX]

[DOI]

Proceedings of the 21st International Symposium on Quality Electronic Design, 2020

2019

Variable Record Table: A Run-time Solution for Mitigating Buffer Overflow Attack.

[BibT_eX]

[DOI]

Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019

DLockout: A Design Lockout Technique for Key Obfuscated RTL IP Designs.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2019

2018

An Efficient Hardware-Oriented Runtime Approach for Stack-based Software Buffer Overflow Attacks.

[BibT_eX]

[DOI]

Proceedings of the Asian Hardware Oriented Security and Trust Symposium, 2018

Empirical Word-Level Analysis of Arithmetic Module Architectures for Hardware Trojan Susceptibility.

[BibT_eX]

[DOI]