Luca Crocetti

Orcid: 0000-0001-8504-8203

According to our database1, Luca Crocetti authored at least 16 papers between 2015 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Cycle-Accurate Verification of the Cryptographic Co-Processor for the European Processor Initiative.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2023

A PUF-Based Secure Boot for RISC-V Architectures.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2023

On the Usage of Isomorphic Fields in Hardware AES Modules for Optimizing the Efficiency.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2023

Highly-Efficient Galois Counter Mode Symmetric Encryption Core for the Space Data Link Security Protocol.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2023

Secure Data Authentication in Space Communications by High-Efficient AES-CMAC Core in Space-Grade FPGA.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2023

2022
VLSI Design of Advanced-Features AES Cryptoprocessor in the Framework of the European Processor Initiative.
IEEE Trans. Very Large Scale Integr. Syst., 2022

Design and Test of an Integrated Random Number Generator with All-Digital Entropy Source.
Entropy, 2022

2021
SHA2 and SHA-3 accelerator design in a 7 nm technology within the European Processor Initiative.
Microprocess. Microsystems, November, 2021

CRFlex: A Flexible and Configurable Cryptographic Hardware Accelerator for AES Block Cipher Modes.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2021

2020
Cryptographically Secure Pseudo-Random Number Generator IP-Core Based on SHA2 Algorithm.
Sensors, 2020

2019
A simulated approach to evaluate side-channel attack countermeasures for the Advanced Encryption Standard.
Integr., 2019

Crypto Accelerators for Power-Efficient and Real-Time on-Chip Implementation of Secure Algorithms.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019

Digital Random Number Generator Hardware Accelerator IP-Core for Security Applications.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2019

2018
A Simulated Approach to Evaluate Side Channel Attack Countermeasures for the Advanced Encryption Standard.
Proceedings of the 14th Conference on Ph.D. Research in Microelectronics and Electronics, 2018

Analysis of Cybersecurity Weakness in Automotive In-Vehicle Networking and Hardware Accelerators for Real-Time Cryptography.
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2018

2015
An implementation of the 802.1AE MAC Security Standard for in-car networks.
Proceedings of the 2nd IEEE World Forum on Internet of Things, 2015


  Loading...