Mohammad Reza Salehi
Orcid: 0000-0002-7251-3564
According to our database1,
Mohammad Reza Salehi
authored at least 30 papers
between 2014 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Video Rate Controller Development Through Neuro-Fuzzy Quantization Parameter Modifiers.
J. Signal Process. Syst., June, 2023
One-sided 10T static-random access memory cell for energy-efficient and noise-immune internet of things applications.
Int. J. Circuit Theory Appl., January, 2023
A dual-output switched-capacitor regulator with a self-controlled ripple reduction technique for self-powered EEG acquisition.
Microelectron. J., 2023
A 0.2-V 1.2 nW 1-KS/s SAR ADC with a novel comparator structure for biomedical applications.
Integr., 2023
2022
Design of a Dynamic ADC Comparator with Low Power and Low Delay Time for IoT Application.
Wirel. Pers. Commun., 2022
Overcoming the practical restrictions in H.266/VVC-based video communication systems by a PI bit rate controller.
Multim. Syst., 2022
2021
A neural network-based video bit-rate control algorithm for variable bit-rate applications of versatile video coding standard.
Signal Process. Image Commun., 2021
A robust and write bit-line free sub-threshold 12T-SRAM for ultra low power applications in 14 nm FinFET technology.
Microelectron. J., 2021
Newly energy-efficient SRAM bit-cell using GAA CNT-GDI method with asymmetrical write and built-in read-assist schemes for QR code-based multimedia applications.
Microelectron. J., 2021
A frame-level MLP-based bit-rate controller for real-time video transmission using VVC standard.
J. Real Time Image Process., 2021
Design of a Low Power Analog and Multi-shaped Fully Programmable Twin-Cell Membership Function Generator Circuit in 65 nm CMOS Technology.
Circuits Syst. Signal Process., 2021
A New Low-Power Charge Pump with a Glitch-Free PFD for Speedup the Acquisition Process of a PLL in 65 nm CMOS Technology.
Circuits Syst. Signal Process., 2021
An improved version of local activities estimation to enhance motor imagery classification.
Biomed. Signal Process. Control., 2021
2020
Color-based feature extraction with application to facial recognition using tensor-matrix and tensor-tensor analysis.
Multim. Tools Appl., 2020
Microelectron. J., 2020
Turkish J. Electr. Eng. Comput. Sci., 2020
Optimized Gate Diffusion Input Method-Based Reversible Magnitude Arithmetic Unit Using Non-dominated Sorting Genetic Algorithm II.
Circuits Syst. Signal Process., 2020
2019
A novel high-speed low-power dynamic comparator with complementary differential input in 65 nm CMOS technology.
Microelectron. J., 2019
A Low-Power High-Linear Time-to-Digital Converter for Measuring R-R Intervals in ECG Signal Optimized by Neural Network and TLBO Algorithm.
J. Circuits Syst. Comput., 2019
Improving the performance of the motor imagery-based brain-computer interfaces using local activities estimation.
Biomed. Signal Process. Control., 2019
2018
Wirel. Pers. Commun., 2018
Multim. Tools Appl., 2018
Two-stage current-reused variable-gain low-noise amplifier for X-band receivers in 65 nm complementary metal oxide semiconductor technology.
IET Circuits Devices Syst., 2018
A High-Accurate Exponential Function Generator Based on a New Pseudo-Approximation Method by TLBO Optimization Algorithm.
Circuits Syst. Signal Process., 2018
2015
An Optimized Regulator with 290 nA Quiescent Current and 115 μW Power Consumption for UHF RFID Tags Using TLBO Algorithm.
Wirel. Pers. Commun., 2015
A 1.58 nW power consumption and 34.45 ppm/°C temperature coefficient bandgap reference (BGR) for subblocks of RFID tag.
Microelectron. J., 2015
J. Intell. Fuzzy Syst., 2015
A new evolutionary optimization algorithm for design of low power QPSK backscatter modulator.
J. Intell. Fuzzy Syst., 2015
Parameter identification of power plant characteristics based on PMU data using differential evolution-based improved shuffled frog leaping algorithm.
Int. J. Bio Inspired Comput., 2015
2014
A low phase noise and low power 3-5 GHz frequency synthesizer in 0.18 µm CMOS technology.
Microelectron. J., 2014