Nanda K. Unnikrishnan

Orcid: 0000-0002-9623-9918

According to our database1, Nanda K. Unnikrishnan authored at least 9 papers between 2018 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
SCV-GNN: Sparse Compressed Vector-Based Graph Neural Network Aggregation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2023

InterGrad: Energy-Efficient Training of Convolutional Neural Networks via Interleaved Gradient Scheduling.
IEEE Trans. Circuits Syst. I Regul. Pap., May, 2023

2022
Multi-Channel FFT Architectures Designed via Folding and Interleaving.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

2021
Correction to "Brain-Inspired Computing: Models and Architectures".
IEEE Open J. Circuits Syst., 2021

LayerPipe: Accelerating Deep Neural Network Training by Intra-Layer and Inter-Layer Gradient Pipelining and Multiprocessor Scheduling.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021

2020
Brain-Inspired Computing: Models and Architectures.
IEEE Open J. Circuits Syst., 2020

A Gradient-Interleaved Scheduler for Energy-Efficient Backpropagation for Training Neural Networks.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

2019
Effect of Finite Word-Length on SQNR, Area and Power for Real-Valued Serial FFT.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

2018
A Serial Commutator Fast Fourier Architecture for Real-Valued Signals.
IEEE Trans. Circuits Syst. II Express Briefs, 2018


  Loading...