P. Sudhanya

Orcid: 0000-0003-2818-107X

According to our database1, P. Sudhanya authored at least 3 papers between 2021 and 2025.

Collaborative distances:
  • Dijkstra number2 of six.
  • Erdős number3 of six.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
Analysis of FPGA Architecture with Hybrid Logic Blocks Based on ULG and LUT.
J. Circuits Syst. Comput., January, 2025

2022
Approximate Multipliers Design Using Approximate Adders for Image Processing Applications.
J. Circuits Syst. Comput., 2022

2021
Wire-Length and Run-Time Optimization in FPGA Placement Using Hybrid Iterative Algorithms.
J. Circuits Syst. Comput., 2021


  Loading...